

What is Claimed is:

Sub
B2

1. A digital system having a processor comprising a processor pipeline with a plurality of pipeline stages, a plurality of resources and a pipeline protection mechanism, wherein the pipeline protection mechanism comprises:

a set of shadow registers;

interlock circuitry for anticipating access conflicts for each protected resource of the plurality of resources between the pipeline stages, an output of the interlock detection circuitry being controllably connected to the set of shadow registers; and

the set of shadow registers being interconnected with the processor pipeline such that a data item from a first pipeline stage can be redirected into a selected shadow register in response to an access conflict anticipated by the interlock circuitry so that a resource access conflict is resolved without stalling the processor pipeline.

2. The processing engine according to Claim 1, wherein the interlock circuitry comprises:

interlock detection circuitry operable to anticipate access conflicts for all of the protected resources and operable to form a stall vector signal;

reservation and stall vector filtering circuitry connected to receive the stall vector signal and operable to select an available shadow register from the set of shadow registers in response to the stall vector signal; and

shadow management circuitry connected to the reservation and filtering circuitry, the shadow management circuitry having an output signal controllably connected to the set of shadow registers.

Sub
B2

3. The processing engine according to Claim 1, wherein the interlock circuitry comprises arbitration circuitry for each protected resource such that each arbitration circuit is definable as a specific form of a single, generic arbitration function.

5

4. The processing engine according to Claim 1, including pipeline control logic for controlling the stages of the pipeline, the pipeline control logic being connected to receive stall control signals output from the interlock circuitry.

10

5. The processing engine according to Claim 1, wherein at least one resource is selected from a group consisting of: a group of registers; a register; a field of a register; and a sub-field of a register.

15

6. The processing engine according to Claim 1, wherein the interlock circuitry comprises a stall vector filter, wherein the stall vector filter has a plurality of select filter stages connected in a serial manner such that the each of select filter stages is associated with a corresponding protected resource.

20

7. The processing engine according to Claim 1, wherein the set of shadow registers is interconnected with the processor pipeline with multiplexing circuitry operable to redirect a read from a protected resource to a selected shadow register.

25

8. The processing engine according to Claim 2, wherein the interlock circuitry further comprises arbitration circuitry for each protected resource such that each arbitration circuit is definable as a specific form of a single, generic arbitration function.

SWB
32

9. The processing engine according to Claim 8, wherein the stall vector filter has a plurality of select filter stages connected in a serial manner such that the each of select filter stages is associated with a corresponding protected resource.

5

10. The processing engine according to Claim 9, further comprising pipeline control logic for controlling the stages of the pipeline, the pipeline control logic being connected to receive stall control signals output from the interlock circuitry.

10

11. The processing engine according to Claim 10, wherein the set of shadow registers is interconnected with the processor pipeline with multiplexing circuitry operable to redirect a read from a protected resource to a selected shadow register.

15

12. The processing engine according to Claim 11, wherein at least one resource is selected from a group consisting of: a group of registers; a register; a field of a register; and a sub-field of a register

20

13. The digital system of Claim 1 being a cellular telephone, further comprising:

an integrated keyboard connected to the processor via a keyboard adapter;

a display, connected to the processor via a display adapter;

25 radio frequency (RF) circuitry connected to the processor; and

an aerial connected to the RF circuitry.

Sub
B2

14. A method of protecting a pipeline in a processor engine, wherein the processor includes a processor pipeline with a plurality of pipeline stages and a plurality of resources, the method comprising the steps of:

separately arbitrating, for respective protected resources, to anticipate access conflicts between the pipeline stages for the each resource, and

redirecting a data item from a first pipeline stage into a selected shadow register in response to an anticipated access conflict so that a resource access conflict is resolved without stalling the processor pipeline.

10

15. The method of protecting a pipeline according to Claim 14, further comprising the step of selectively stalling stages of the pipeline depending upon the result of the arbitration for the respective resources to avoid resource access conflicts if a shadow register is not available to resolve an anticipated access conflict.

Add
B3

CONFIDENTIAL